#### December 2001

**with** 

**Rail-To-Rail**

**LMV921/LMV922/LMV924**

 **Input and Output**

 **Single, Dual and Quad 1.8V, 1MHz, Low Power** 

**Operational**

 **Amplifiers**

# $\boldsymbol{J}$ National Semiconductor

# **LMV921/LMV922/LMV924 Single, Dual and Quad 1.8V, 1MHz, Low Power Operational Amplifiers with Rail-To-Rail Input and Output General Description Features**

The LMV921 Single/LMV922 Dual/LMV924 Quad are guaranteed to operate from +1.8V to +5.0V supply voltages and have rail-to-rail input and output. This rail-to-rail operation enables the user to make full use of the entire supply voltage range. The input common mode voltage range extends 300mV beyond the supplies and the output can swing rail-to-rail unloaded and within 100mV from the rail with 600Ω load at 1.8V supply. The LMV921/LMV922/LMV924 are optimized to work at 1.8V which make them ideal for portable two-cell battery-powered systems and single cell Li-Ion systems.

The LMV921/LMV922/LMV924 exhibit excellent speed-power ratio, achieving 1MHz gain bandwidth product at 1.8V supply voltage with very low supply current. The LMV921/LMV922/LMV924 are capable of driving 600Ω load and up to 1000pF capacitive load with minimal ringing. The LMV921/LMV922/LMV924's high DC gain of 100dB makes them suitable for low frequency applications.

The LMV921 (Single) is offered in a space saving SC70–5 and SOT23–5 packages. The SC70–5 package is only 2.0X2.1X1.0mm. These small packages are ideal solutions for area constrained PC boards and portable electronics such as cellphones and PDAs.

(Typical 1.8V Supply Values; Unless Otherwise Noted)

- Guaranteed 1.8V, 2.7V and 5V specifications Rail-to-Rail input & output swing  $- w/600\Omega$  load
- 100 mV from rail  $-$  w/2kΩ load 30 mV from rail  $V_{CM}$ <br> **n** Supply current<br> **n** Supply current<br> **i** 145µA/amplifier
	-
- Gain bandwidth product 1MHz
- $\blacksquare$  LMV921 Maximum  $V_{OS}$  6mV

 $\blacksquare$  Supply current

- 90dB gain w/600Ω load
- LMV921 available in Ultra Tiny, SC70-5 package
- LMV922 available in MSOP-8 package
- LMV924 available in TSSOP-14 package

# **Applications**

- Cordless/cellular phones
- **Laptops**
- n PDAs
- **PCMCIA**
- Portable/battery-powered electronic Equipment

 $\widehat{\mathbf{g}}$ 

Sain

- Supply current Monitoring
- Battery monitoring



#### **Output Voltage Swing vs. Supply Voltage**



#### **Gain and Phase Margin vs. Frequency** 45  $40$  $120$ 35 105  $30$ 25  $20$  $15$  $45$

1M



# **Absolute Maximum Ratings** [\(Note 1\)](#page-5-0)

**If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.**



# **Operating Ratings [\(Note 1\)](#page-5-0)**



# **1.8V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for T<sub>J</sub> = 25°C. V<sup>+</sup> = 1.8V, V <sup>-</sup> = 0V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2 and RL > 1 MΩ. **Boldface** limits apply at the temperature extremes.





# **1.8V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for T<sub>J</sub> = 25°C. V<sup>+</sup> = 1.8V, V <sup>-</sup> = 0V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2 and R<sub>L</sub> > 1 MΩ. **Boldface** limits apply at the temperature extremes.



# **2.7V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J$  = 25°C. V<sup>+</sup> = 2.7V, V <sup>-</sup> = 0V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2 and RL > 1 MΩ. **Boldface** limits apply at the temperature extremes.



**LMV921/LMV922/LMV924**

LMV921/LMV922/LMV924



# **2.7V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for T<sub>J</sub> = 25°C. V<sup>+</sup> = 2.7V, V <sup>-</sup> = 0V, V<sub>CM</sub> = 1.0V, V<sub>O</sub> = 1.35V and RL > 1 MΩ. **Boldface** limits apply at the temperature extremes.



# **2.7V AC Electrical Characteristics** (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C. V<sup>+</sup> = 2.7V, V <sup>-</sup> = 0V, V<sub>CM</sub> = 1.0V, V<sub>O</sub> = 1.35V and RL > 1 MΩ. **Boldface** limits apply at the temperature extremes.



# **5V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for T<sub>J</sub> = 25°C. V<sup>+</sup> = 5V, V <sup>-</sup> = 0V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2 and RL > 1 MΩ.**Boldface** limits apply at the temperature extremes.



<span id="page-5-0"></span>LMV921/LMV922/LMV924 **LMV921/LMV922/LMV924**

### **5V DC Electrical Characteristics** (Continued)

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C. V<sup>+</sup> = 5V, V <sup>-</sup> = 0V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = V<sup>+</sup>/2 and RL > 1 MΩ.**Boldface** limits apply at the temperature extremes.



# **5V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}$ C. V<sup>+</sup> = 5V, V <sup>-</sup> = 0V, V<sub>CM</sub> = V<sup>+</sup>/2, V<sub>O</sub> = 2.5V and R <sup>L</sup> > 1 MΩ. **Boldface** limits apply at the temperature extremes.



**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

**Note 2:** Human body model, 1.5 kΩ in series with 100pF. Machine model, 200Ω in series with 100 pF.

**Note 3:** Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150˚C. Output currents in excess of 45mA over long term may adversely affect reliability.

**Note 4:** The maximum power dissipation is a function of T<sub>J(max)</sub>, θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(max)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

**Note 5:** Typical Values represent the most likely parametric norm.

**Note 6:** All limits are guaranteed by testing or statistical analysis.

Note 7: V<sup>+</sup> = 5V. Connected as voltage follower with 5V step input. Number specified is the slower of the positive and negative slew rates.

**Note 8:** Input referred, V<sup>+</sup> = 5V and R<sub>L</sub> = 100kΩ connected to 2.5V. Each amp excited in turn with 1kHz to produce V<sub>O</sub> = 3V<sub>PP</sub>.

## **Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^\circ \text{C}.$







#### **Sourcing Current vs. Output Voltage Sinking Current vs. Output Voltage**





#### Sourcing Current vs. Output Voltage **Sourcing Current vs. Output Voltage** Sourcing Current vs. Output Voltage



![](_page_6_Figure_12.jpeg)

## **Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^{\circ}$ C. (Continued)

![](_page_7_Figure_3.jpeg)

![](_page_7_Figure_4.jpeg)

![](_page_7_Figure_5.jpeg)

![](_page_7_Figure_7.jpeg)

![](_page_7_Figure_8.jpeg)

![](_page_7_Figure_10.jpeg)

#### Offset Voltage vs. Common Mode Voltage **Output Voltage Swing vs. Supply Voltage**

![](_page_7_Figure_12.jpeg)

# **LMV921/LMV922/LMV924 LMV921/LMV922/LMV924**

## **Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^{\circ}$ C. (Continued)

![](_page_8_Figure_3.jpeg)

![](_page_8_Figure_5.jpeg)

![](_page_8_Figure_7.jpeg)

![](_page_8_Figure_8.jpeg)

**Gain and Phase Margin vs. Frequency Gain and Phase Margin vs. Frequency**

![](_page_8_Figure_10.jpeg)

![](_page_8_Figure_11.jpeg)

![](_page_9_Figure_1.jpeg)

 $10k$ 

 $1.8V$ 

V<sub>PP</sub>

100k

LMV921/LMV922/LMV924 **LMV921/LMV922/LMV924**

**Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^{\circ}$ C. (Continued)

![](_page_10_Figure_2.jpeg)

**Small Signal Non-Inverting Response Small Signal Non-Inverting Response**

![](_page_10_Figure_4.jpeg)

![](_page_10_Figure_6.jpeg)

![](_page_10_Figure_7.jpeg)

![](_page_10_Figure_9.jpeg)

![](_page_10_Figure_11.jpeg)

100979E2 100979E4

#### **Small Signal Inverting Response Small Signal Inverting Response**

![](_page_10_Figure_14.jpeg)

100979E0 100979D9

### **Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^{\circ}$ C. (Continued)

![](_page_11_Figure_2.jpeg)

Input Signal

Output Signal

![](_page_11_Figure_3.jpeg)

**Small Signal Non-Inverting Response Small Signal Non-Inverting Response**

![](_page_11_Figure_5.jpeg)

100979E7 100979E5

![](_page_11_Figure_7.jpeg)

![](_page_11_Figure_8.jpeg)

**Small Signal Inverting Response Small Signal Non-Inverting Response**

![](_page_11_Figure_11.jpeg)

![](_page_11_Figure_13.jpeg)

Time  $(10 \ \mu s /$ div)

![](_page_11_Figure_16.jpeg)

100979G3 100979G2

# LMV921/LMV922/LMV924 **LMV921/LMV922/LMV924**

**Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^{\circ}$ C. (Continued)

![](_page_12_Figure_3.jpeg)

**\*Large Signal Non-Inverting Response \*Large Signal Non-Inverting Response**

![](_page_12_Figure_5.jpeg)

![](_page_12_Figure_7.jpeg)

![](_page_12_Figure_8.jpeg)

![](_page_12_Figure_9.jpeg)

![](_page_12_Figure_11.jpeg)

100979E9 100979G0

#### **\*Large Signal Inverting Response \*Large Signal Inverting Response**

![](_page_12_Figure_14.jpeg)

100979F9 100979F8

![](_page_13_Figure_1.jpeg)

 $R_L = 1 M \Omega$ 

 $T_A = -40^{\circ}C$ 

Time  $(10 \ \mu s /$ div)

Time  $(10 \ \mu s / \text{div})$ 

 $V_S = 1.8V$ 

![](_page_13_Figure_2.jpeg)

 $= -40^{\circ}$ C  $T_A$ 

![](_page_13_Figure_3.jpeg)

 $R_L = 1 M \Omega$ 

 $T_A = 85^{\circ}C$ 

 $V_S = 1.8V$ 

Time (10  $\mu$ s/div) 100979D6 100979E1

Input Signal

Output Signal

 $(900 \text{ mV/div})$ 

 $R_L = 50 \text{ k} \Omega$  $T_A = 25^{\circ}C$  $V_S = 1.8V$ 

# F76AW7/26AW7/126AW7 **LMV921/LMV922/LMV924**

**Typical Performance Characteristics** Unless otherwise specified, V<sub>S</sub> = +5V, single supply,  $T_A = 25^{\circ}$ C. (Continued)

![](_page_14_Figure_2.jpeg)

![](_page_14_Figure_3.jpeg)

![](_page_14_Figure_4.jpeg)

#### **Short Circuit Current vs. Temperature (sourcing)**

![](_page_14_Figure_6.jpeg)

\*For large signal pulse response in the unity gain follower configuration, the input is 5mV below the positive rail and 5mV above the negative rail at 25˚C and 85˚C. At −40˚C, input is 10mV below the positive rail and 10mV above the negative rail.

## **Application Note**

#### **1.0 Unity Gain Pulse Response Considerations**

The unity-gain follower is the most sensitive configuration to capacitive loading. The LMV921/LMV922/LMV924 family can directly drive 1nF in a unity-gain with minimal ringing. Direct capacitive loading reduces the phase margin of the amplifier. The combination of the amplifier's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation. The pulse response can be improved by adding a pull up resistor as shown in Figure <sup>1</sup>

![](_page_15_Figure_4.jpeg)

#### **FIGURE 1. Using a Pull-Up Resistor at the Output for Stabilizing Capacitive Loads**

Higher capacitances can be driven by decreasing the value of the pull-up resistor, but its value shouldn't be reduced beyond the sinking capability of the part. An alternate approach is to use an isolation resistor as illustrated in Figure 2.

![](_page_15_Figure_7.jpeg)

#### **FIGURE 2. Using an Isolation Resistor to Drive Heavy Capacitive Loads**

#### **2.0 Input Bias Current Consideration**

The LMV921/LMV922/LMV924 family has a bipolar input stage. The typical input bias current  $(I_B)$  is 12nA. The input bias current can develop a significant offset voltage. This offset is primarily due to  $I_B$  flowing through the negative feedback resistor,  $R_F$ . For example, if  $I_B$  is 50nA (max room) and  $R_F$  is 100k $\Omega$ , then an offset voltage of 5mV will develop ( $V_{OS}$  = I<sub>B</sub>X R<sub>F</sub>). Using a compensation resistor (R<sub>C</sub>), as shown in Figure 3, cancels this affect. But the input offset current  $(I_{OS})$  will still contribute to an offset voltage in the same manner.

![](_page_15_Figure_11.jpeg)

#### **FIGURE 3. Canceling the Voltage Offset Effect of Input Bias Current**

#### **3.0 Operating Supply Voltage**

The LMV921/LMV922/LMV924 family is guaranteed to operate from 1.8V to 5.0V. They will begin to function at power voltages as low as 1.2V at room temperature when unloaded. Start up voltage increases to 1.5V when the amplifier is fully loaded (600 $Ω$  to mid-supply). Below 1.2V the output voltage is not guaranteed to follow the input. Figure 4 below shows the output voltage vs. supply voltage with the LMV921/LMV922/LMV924 configured as a voltage follower at room temperature.

![](_page_15_Figure_15.jpeg)

#### **FIGURE 4.**

#### **4.0 Input and Output Stage**

The rail-to-rail input stage of this family provides more flexibility for the designer. The LMV921/LMV922/LMV924 use a complimentary PNP and NPN input stage in which the PNP stage senses common mode voltage near V<sup>-</sup> and the NPN stage senses common mode voltage near V<sup>+</sup>. The transition from the PNP stage to NPN stage occurs 1V below V<sup>+</sup>. Since both input stages have their own offset voltage, the offset of

# **Application Note** (Continued)

the amplifier becomes a function of the input common mode voltage and has a crossover point at 1V below V<sup>+</sup> as shown in the  $V_{OS}$  vs.  $V_{CM}$  curves.

This  $V_{OS}$  crossover point can create problems for both DC and AC coupled signals if proper care is not taken. For large input signals that include the  $V_{OS}$  crossover point in their dynamic range, this will cause distortion in the output signal. One way to avoid such distortion is to keep the signal away from the crossover. For example, in a unity gain buffer configuration and with  $V_S = 5V$ , a 5V peak-to-peak signal will contain input-crossover distortion while a 3V peak-to-peak signal centered at 1.5V will not contain input-crossover distortion as it avoids the crossover point. Another way to avoid large signal distortion is to use a gain of −1 circuit which avoids any voltage excursions at the input terminals of the amplifier. In that circuit, the common mode DC voltage can be set at a level away from the  $V_{OS}$  cross-over point.

For small signals, this transition in  $V_{OS}$  shows up as a  $V_{CM}$ dependent spurious signal in series with the input signal and can effectively degrade small signal parameters such as gain and common mode rejection ratio. To resolve this problem, the small signal should be placed such that it avoids the  $V_{OS}$  crossover point.

In addition to the rail-to-rail performance, the output stage can provide enough output current to drive 600Ω loads. Because of the high current capability, care should be taken not to exceed the 150˚C maximum junction temperature specification.

## **5.0 Power-Supply Considerations**

The LMV921/LMV922/LMV924 are ideally suited for use with most battery-powered systems. The LMV921/LMV922/ LMV924 operate from a single +1.8V to +5.0V supply and consumes about 145µA of supply current per Amplifier. A high power supply rejection ratio of 78dB allows the amplifier to be powered directly off a decaying battery voltage extending battery life.

Table 1 lists a variety of typical battery types. Batteries have different voltage ratings; operating voltage is the battery voltage under nominal load. End-of-Life voltage is defined as the voltage at which 100% of the usable power of the battery is consumed. Table 1 also shows the typical operating time of the LMV921.

#### **6.0 Distortion**

The two main contributors of distortion in LMV921/LMV922/ LMV924 family is:

1. Output crossover distortion occurs as the output transitions from sourcing current to sinking current.

2. Input crossover distortion occurs as the input switches from NPN to PNP transistor at the input stage.

To decrease crossover distortion:

1. Increase the load resistance. This lowers the output crossover distortion but has no effect on the input crossover distortion.

2. Operate from a single supply with the output always sourcing current.

3. Limit the input voltage swing for large signals between ground and one volt below the positive supply.

4. Operate in inverting configuration to eliminate common mode induced distortion.

5. Avoid small input signal around the input crossover region. The discontinuity in the offset voltage will effect the gain, CMRR and PSRR.

![](_page_16_Picture_323.jpeg)

## **TABLE 1. LMV921 Characteristics with Typical Battery Systems.**

# **Typical Applications**

#### **1.0 Half-wave Rectifier with Rail-To-Ground Output Swing**

Since the LMV921 input common mode range includes both positive and negative supply rails and the output can also swing to either supply, achieving half-wave rectifier functions in either direction is an easy task. All that is needed are two external resistors; there is no need for diodes or matched resistors. The half wave rectifier can have either positive or negative going outputs, depending on the way the circuit is arranged.

In Figure 5 the circuit is referenced to ground, while in Figure  $6$  the circuit is biased to the positive supply. These configurations implement the half wave rectifier since the LMV921 can not respond to one-half of the incoming waveform. It can not respond to one-half of the incoming because the amplifier can not swing the output beyond either rail therefore the output disengages during this half cycle. During the other half cycle, however, the amplifier achieves a half wave that can have a peak equal to the total supply voltage.  $R<sub>1</sub>$  should be large enough not to load the LMV921.

![](_page_17_Figure_5.jpeg)

**FIGURE 5. Half-Wave Rectifier with Rail-To-Ground Output Swing Referenced to Ground**

![](_page_17_Figure_7.jpeg)

FIGURE 6. Half-Wave Rectifier with Negative-Going Output Referenced to V<sub>CC</sub>

# **Typical Applications** (Continued)

#### **2.0 Instrumentation Amplifier with Rail-To-Rail Input and Output**

Using three of the LMV924 Amplifiers, an instrumentation amplifier with rail-to-rail inputs and outputs can be made.

Some manufacturers use a precision voltage divider array of 5 resistors to divide the common mode voltage to get a rail-to-rail input range. The problem with this method is that it also divides the signal, so in order to get unity gain, the amplifier must be run at high loop gains. This raises the noise and drift by the internal gain factor and lowers the input impedance. Any mismatch in these precision resistors reduces the CMRR as well. Using the LMV924 eliminates all of these problems.

In this example, amplifiers A and B act as buffers to the differential stage. These buffers assure that the input impedance is very high and require no precision matched resistors in the input stage. They also assure that the difference amp is driven from a voltage source. This is necessary to maintain the CMRR set by the matching  $R_1-R_2$  with  $R_3-R_4$ . The gain is set by the ratio of  $R_2/R_1$  and  $R_3$  should equal R. and  $R_4$  equal  $R_2$ .

With both rail-to-rail input and output ranges, the input and output are only limited by the supply voltages. Remember that even with rail-to-rail outputs, the output can not swing past the supplies so the combined common mode voltages plus the signal should not be greater that the supplies or limiting will occur. For additional applications, see National Semiconductor application notes AN–29, AN–31, AN–71, and AN–127.

![](_page_18_Figure_8.jpeg)

**FIGURE 7. Rail-to-rail instrumentation amplifier**

# **Simplified Schematic**

![](_page_18_Figure_11.jpeg)

# **Connection Diagrams**

![](_page_19_Figure_2.jpeg)

![](_page_19_Figure_3.jpeg)

![](_page_19_Figure_4.jpeg)

# **Ordering Information**

![](_page_19_Picture_145.jpeg)

![](_page_20_Figure_0.jpeg)

# **SOT23–5 and SC70–5 Tape Format**

# **Tape Format**

![](_page_20_Picture_79.jpeg)

![](_page_21_Figure_0.jpeg)

#### **SOT23–5 Tape Dimensions**  $0.061 \pm 0.002$  TYP.<br>[1.55±0.05] 0.157 TYP Ko  $0.079 \pm 0.002$  TYP.<br> $[2 \pm 0.05]$  $0.069$ <br>[1.75]  $\boxed{4}$  $0.008$  $[0.2]$ CAVITY<br>SYMM Т  $3^\circ$  MAX.<br>TYP. B AT<br>TANGENT<br>POINTS Bo<br>@ GAGE LINE  $\sqrt{ }$ G R 0.012 TYP  $[0.3]$ <br>ALL INSIDE RADII  $\leftarrow$ P1 TYP $\rightarrow$ Ø 0.041±0.002 TYP.  $-0.012$  $[1.04 \pm 0.05]$  $[0.3]$ DIRECTION OF FEED -GAGE LINE SECTION B-B A TYP<br>TANGENT POINTS **CAVITY** RO.O12 TYP GAGE LINE -<br>[0.3]<br>ALL INSIDE RADII SYMM 3° MAX TYP Ç  $0.012$   $\frac{1}{2}$ A AO TYP \<br>AT GAGE LINE  $[0.3]$ 181 MIN. SECTION A-A  $[30]$ BEND RADIUS<br>NOT TO SCALE 10097997 **8 mm 0.130 0.124 0.130 0.126 0.138 ±0.002 0.055 ±0.004 0.157 0.315 ±0.012**  $(3.3)$   $(3.15)$   $(3.3)$   $(3.2)$   $(3.5 \pm 0.05)$   $(1.4 \pm 0.11)$   $(4)$   $(8 \pm 0.3)$ Tape Size | DIM A | DIM Ao | DIM B | DIM Bo | DIM F | DIM Ko | DIM P1 | DIM W **SOT23–5 and SC70–5 Reel Dimensions** W. TAPE SLOT DETAIL X -DETAIL X  $SCALE: 3X$ W<sub>3</sub> W, 10097998 **8 mm 7.00 0.059 0.512 0.795 2.165 0.331 + 0.059/−0.000 0.567 W1+ 0.078/−0.039 330.00 1.50 13.00 20.20 55.00 8.40 + 1.50/−0.00 14.40 W1 + 2.00/−1.00** Tape Size A B C D N W1 W2 W3

![](_page_22_Figure_0.jpeg)

![](_page_23_Figure_0.jpeg)

**5-Pin SOT-23 NS Package Number MF05A**

LMV921/LMV922/LMV924 **LMV921/LMV922/LMV924**

![](_page_24_Figure_0.jpeg)

**NS Package Number MUA08A**

**LMV921/LMV922/LMV924**

F76AW7/26AW7/126AW7

![](_page_25_Figure_0.jpeg)

![](_page_25_Figure_1.jpeg)

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)  $\frac{0.189 - 0.197}{(4.800 - 5.004)}$  $\overline{1}$  $\mathbf{f}$  $\overline{\mathbf{5}}$ 8  $\overline{\textbf{A}}$ Ŕ A A Å  $\frac{0.228 - 0.244}{(5.791 - 6.198)}$  $\frac{0.010}{(0.254)}$  MAX Å پ<br>ډ 7 LEAD NO. 1  $\frac{30}{11}$ **IDENT**  $\frac{0.150 - 0.157}{(3.810 - 3.988)}$  $\frac{0.053 - 0.069}{(1.346 - 1.753)}$  $\frac{0.010 - 0.020}{(0.254 - 0.508)} \times 45$  $\frac{0.004 - 0.010}{(0.102 - 0.254)}$ 8° MAX TYP<br>ALL LEADS Ŷ ิ่ง SEATING  $^{4}_{0.014}$  $\ddagger$ PLANE  $\frac{0.004}{(0.102)}$ Ι  $\frac{0.008 - 0.010}{(0.203 - 0.254)}$ <br>TYP ALL LEADS  $\frac{0.014 - 0.020}{(0.356 - 0.508)}$ TYP  $0.050$ ALL LEAD TIPS  $0.016 - 0.050$  $(0.356)$  $\frac{0.050}{(1.270)}$  $(0.406 - 1.270)$ <br>TYP ALL LEADS  $\frac{0.008}{(0.203)}$ TYP M08A (REV H) **8-Pin SOIC NS Package Number M08A**  $0.335 - 0.344$  $(8.509 - 8.738)$  $13$  $12$  $11$  ${\bf 10}$  $\overline{9}$  $\overline{14}$ 8 ሰ Ŏ Δ ሰ ሰ Ĉ Ω  $0.228 - 0.244$  $30^\circ$  $(5.791 - 6.198)$ **TYP** LEAD NO. 1 Ų<br>3 Ą ŀ Ų ដូ ţ t **IDENT** Ÿ v  $\overline{2}$  $\overline{4}$  $\ddot{6}$  $\frac{0.010}{2.055}$  MAX  $(0.254)$  $0.150 - 0.157$  $(3.810 - 3.988)$  $0.053 - 0.069$  $\frac{0.010-0.020}{(0.254-0.508)}$  $\times 45$  $(1.346 - 1.753)$ 8° MAX TYP  $0.004 - 0.010$ ALL LEADS  $(0.102 - 0.254)$ SEATING **PLANE** Δ ł A  $0.014$  $0.008 - 0.010$  $0.014 - 0.020$  TYP  $0.050$  $(0.356)$  $(0.203 - 0.254)$ <br>TYP ALL LEADS  $0.016 - 0.050$  $\frac{1}{1270}$  $(0.356 - 0.508)$  $(0.406 - 1.270)$ <br>TYP ALL LEADS  $-\frac{0.008}{(0.203)}$  TYP  $0.004$  $(0.102)$ M14A (REV H) ALL LEAD TIPS **14-Pin SOIC NS Package Number MA14**

## **Notes**

#### **LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**National Semiconductor Corporation** Americas Email: support@nsc.com **National Semiconductor Europe** Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 **National Semiconductor Asia Pacific Customer Response Group** Tel: 65-2544466 Fax: 65-2504466 Email: ap.support@nsc.com www.national.com

**National Semiconductor Japan Ltd.** Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.